Skip to content
Snippets Groups Projects

Resolve "Allow creating an I2C address"

Merged Resolve "Allow creating an I2C address"
3-allow-creating-an-i2c-address into master
Merged Julian requested to merge 3-allow-creating-an-i2c-address into master
Viewing commit e3103aa1
Prev Next
Show latest version
1 file
+ 123
− 0
Compare changes
  • Side-by-side
  • Inline
fpga_device_manager/res/vtemplates/efb.v.tpl
+ 123
− 0
 
{% extends "base.tpl" %}
 
{% block title %}Verilog netlist file{% endblock %}
 
{% block body %}
 
`timescale 1 ns / 1 ps
 
module efb (wb_clk_i, wb_rst_i, wb_cyc_i, wb_stb_i, wb_we_i, wb_adr_i,
 
wb_dat_i, wb_dat_o, wb_ack_o, i2c2_scl, i2c2_sda, i2c2_irqo)/* synthesis NGD_DRC_MASK=1 */;
 
input wire wb_clk_i;
 
input wire wb_rst_i;
 
input wire wb_cyc_i;
 
input wire wb_stb_i;
 
input wire wb_we_i;
 
input wire [7:0] wb_adr_i;
 
input wire [7:0] wb_dat_i;
 
output wire [7:0] wb_dat_o;
 
output wire wb_ack_o;
 
output wire i2c2_irqo;
 
inout wire i2c2_scl;
 
inout wire i2c2_sda;
 
 
wire scuba_vhi;
 
wire i2c2_sdaoen;
 
wire i2c2_sdao;
 
wire i2c2_scloen;
 
wire i2c2_sclo;
 
wire i2c2_sdai;
 
wire i2c2_scli;
 
wire scuba_vlo;
 
 
VHI scuba_vhi_inst (.Z(scuba_vhi));
 
 
BB BB2_sda (.I(i2c2_sdao), .T(i2c2_sdaoen), .O(i2c2_sdai), .B(i2c2_sda));
 
 
BB BB2_scl (.I(i2c2_sclo), .T(i2c2_scloen), .O(i2c2_scli), .B(i2c2_scl));
 
 
VLO scuba_vlo_inst (.Z(scuba_vlo));
 
 
defparam EFBInst_0.UFM_INIT_FILE_FORMAT = "HEX" ;
 
defparam EFBInst_0.UFM_INIT_FILE_NAME = "NONE" ;
 
defparam EFBInst_0.UFM_INIT_ALL_ZEROS = "ENABLED" ;
 
defparam EFBInst_0.UFM_INIT_START_PAGE = 0 ;
 
defparam EFBInst_0.UFM_INIT_PAGES = 0 ;
 
defparam EFBInst_0.DEV_DENSITY = "7000L" ;
 
defparam EFBInst_0.EFB_UFM = "DISABLED" ;
 
defparam EFBInst_0.TC_ICAPTURE = "DISABLED" ;
 
defparam EFBInst_0.TC_OVERFLOW = "DISABLED" ;
 
defparam EFBInst_0.TC_ICR_INT = "OFF" ;
 
defparam EFBInst_0.TC_OCR_INT = "OFF" ;
 
defparam EFBInst_0.TC_OV_INT = "OFF" ;
 
defparam EFBInst_0.TC_TOP_SEL = "OFF" ;
 
defparam EFBInst_0.TC_RESETN = "ENABLED" ;
 
defparam EFBInst_0.TC_OC_MODE = "TOGGLE" ;
 
defparam EFBInst_0.TC_OCR_SET = 32767 ;
 
defparam EFBInst_0.TC_TOP_SET = 65535 ;
 
defparam EFBInst_0.GSR = "ENABLED" ;
 
defparam EFBInst_0.TC_CCLK_SEL = 1 ;
 
defparam EFBInst_0.TC_MODE = "CTCM" ;
 
defparam EFBInst_0.TC_SCLK_SEL = "PCLOCK" ;
 
defparam EFBInst_0.EFB_TC_PORTMODE = "WB" ;
 
defparam EFBInst_0.EFB_TC = "DISABLED" ;
 
defparam EFBInst_0.SPI_WAKEUP = "DISABLED" ;
 
defparam EFBInst_0.SPI_INTR_RXOVR = "DISABLED" ;
 
defparam EFBInst_0.SPI_INTR_TXOVR = "DISABLED" ;
 
defparam EFBInst_0.SPI_INTR_RXRDY = "DISABLED" ;
 
defparam EFBInst_0.SPI_INTR_TXRDY = "DISABLED" ;
 
defparam EFBInst_0.SPI_SLAVE_HANDSHAKE = "DISABLED" ;
 
defparam EFBInst_0.SPI_PHASE_ADJ = "DISABLED" ;
 
defparam EFBInst_0.SPI_CLK_INV = "DISABLED" ;
 
defparam EFBInst_0.SPI_LSB_FIRST = "DISABLED" ;
 
defparam EFBInst_0.SPI_CLK_DIVIDER = 1 ;
 
defparam EFBInst_0.SPI_MODE = "MASTER" ;
 
defparam EFBInst_0.EFB_SPI = "DISABLED" ;
 
defparam EFBInst_0.I2C2_WAKEUP = "DISABLED" ;
 
defparam EFBInst_0.I2C2_GEN_CALL = "DISABLED" ;
 
defparam EFBInst_0.I2C2_CLK_DIVIDER = 125 ;
 
defparam EFBInst_0.I2C2_BUS_PERF = "100kHz" ;
 
defparam EFBInst_0.I2C2_SLAVE_ADDR = {{ slave_addr }} ;
 
defparam EFBInst_0.I2C2_ADDRESSING = "7BIT" ;
 
defparam EFBInst_0.EFB_I2C2 = "ENABLED" ;
 
defparam EFBInst_0.I2C1_WAKEUP = "DISABLED" ;
 
defparam EFBInst_0.I2C1_GEN_CALL = "DISABLED" ;
 
defparam EFBInst_0.I2C1_CLK_DIVIDER = 1 ;
 
defparam EFBInst_0.I2C1_BUS_PERF = "100kHz" ;
 
defparam EFBInst_0.I2C1_SLAVE_ADDR = {{ slave_addr }} ;
 
defparam EFBInst_0.I2C1_ADDRESSING = "7BIT" ;
 
defparam EFBInst_0.EFB_I2C1 = "DISABLED" ;
 
defparam EFBInst_0.EFB_WB_CLK_FREQ = "50.0" ;
 
EFB EFBInst_0 (.WBCLKI(wb_clk_i), .WBRSTI(wb_rst_i), .WBCYCI(wb_cyc_i),
 
.WBSTBI(wb_stb_i), .WBWEI(wb_we_i), .WBADRI7(wb_adr_i[7]), .WBADRI6(wb_adr_i[6]),
 
.WBADRI5(wb_adr_i[5]), .WBADRI4(wb_adr_i[4]), .WBADRI3(wb_adr_i[3]),
 
.WBADRI2(wb_adr_i[2]), .WBADRI1(wb_adr_i[1]), .WBADRI0(wb_adr_i[0]),
 
.WBDATI7(wb_dat_i[7]), .WBDATI6(wb_dat_i[6]), .WBDATI5(wb_dat_i[5]),
 
.WBDATI4(wb_dat_i[4]), .WBDATI3(wb_dat_i[3]), .WBDATI2(wb_dat_i[2]),
 
.WBDATI1(wb_dat_i[1]), .WBDATI0(wb_dat_i[0]), .PLL0DATI7(scuba_vlo),
 
.PLL0DATI6(scuba_vlo), .PLL0DATI5(scuba_vlo), .PLL0DATI4(scuba_vlo),
 
.PLL0DATI3(scuba_vlo), .PLL0DATI2(scuba_vlo), .PLL0DATI1(scuba_vlo),
 
.PLL0DATI0(scuba_vlo), .PLL0ACKI(scuba_vlo), .PLL1DATI7(scuba_vlo),
 
.PLL1DATI6(scuba_vlo), .PLL1DATI5(scuba_vlo), .PLL1DATI4(scuba_vlo),
 
.PLL1DATI3(scuba_vlo), .PLL1DATI2(scuba_vlo), .PLL1DATI1(scuba_vlo),
 
.PLL1DATI0(scuba_vlo), .PLL1ACKI(scuba_vlo), .I2C1SCLI(scuba_vlo),
 
.I2C1SDAI(scuba_vlo), .I2C2SCLI(i2c2_scli), .I2C2SDAI(i2c2_sdai),
 
.SPISCKI(scuba_vlo), .SPIMISOI(scuba_vlo), .SPIMOSII(scuba_vlo),
 
.SPISCSN(scuba_vlo), .TCCLKI(scuba_vlo), .TCRSTN(scuba_vlo), .TCIC(scuba_vlo),
 
.UFMSN(scuba_vhi), .WBDATO7(wb_dat_o[7]), .WBDATO6(wb_dat_o[6]),
 
.WBDATO5(wb_dat_o[5]), .WBDATO4(wb_dat_o[4]), .WBDATO3(wb_dat_o[3]),
 
.WBDATO2(wb_dat_o[2]), .WBDATO1(wb_dat_o[1]), .WBDATO0(wb_dat_o[0]),
 
.WBACKO(wb_ack_o), .PLLCLKO(), .PLLRSTO(), .PLL0STBO(), .PLL1STBO(),
 
.PLLWEO(), .PLLADRO4(), .PLLADRO3(), .PLLADRO2(), .PLLADRO1(), .PLLADRO0(),
 
.PLLDATO7(), .PLLDATO6(), .PLLDATO5(), .PLLDATO4(), .PLLDATO3(),
 
.PLLDATO2(), .PLLDATO1(), .PLLDATO0(), .I2C1SCLO(), .I2C1SCLOEN(),
 
.I2C1SDAO(), .I2C1SDAOEN(), .I2C2SCLO(i2c2_sclo), .I2C2SCLOEN(i2c2_scloen),
 
.I2C2SDAO(i2c2_sdao), .I2C2SDAOEN(i2c2_sdaoen), .I2C1IRQO(), .I2C2IRQO(i2c2_irqo),
 
.SPISCKO(), .SPISCKEN(), .SPIMISOO(), .SPIMISOEN(), .SPIMOSIO(),
 
.SPIMOSIEN(), .SPIMCSN7(), .SPIMCSN6(), .SPIMCSN5(), .SPIMCSN4(),
 
.SPIMCSN3(), .SPIMCSN2(), .SPIMCSN1(), .SPIMCSN0(), .SPICSNEN(),
 
.SPIIRQO(), .TCINT(), .TCOC(), .WBCUFMIRQ(), .CFGWAKE(), .CFGSTDBY());
 
 
 
 
// exemplar begin
 
// exemplar end
 
 
endmodule
 
{% endblock %}
 
\ No newline at end of file