Skip to content
Snippets Groups Projects
Commit 161049b9 authored by Hangzhi Yu's avatar Hangzhi Yu
Browse files

Add readme section for banks

parent a22f18fd
No related branches found
No related tags found
1 merge request!6Draft: Resolve "Add more Documentation"
......@@ -53,10 +53,15 @@ Verilog code can be generated from the command line like this:
python -m fpga_device_manager.generator --output=./generated configuration.json
```
### Valid configurations
#### Valid configurations
A valid configuration needs:
- at least one appliance
- at least one sensor
- every sensor to be associated with an appliance
- an I2C adress between 8 and 119 which is not dividable by 4 but by 2
- an I2C adress
#### Concept
##### Banks
The pins on the used MachXO2 FPGA board are classified into so-called banks - groups of nearby pins that share the same I/O voltage. By now, these voltages and the assignment of banks to pins can only be changed manually in the JSON configuration.
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment